

SEMICONDUCTOR DEVICE, METHOD FOR MANUFACTURING
SAME AND PORTABLE DEVICE

Tos A1

BACKGROUND OF THE INVENTION

5

1. Field of the Invention

The present invention relates to a semiconductor device and a method for manufacturing same, and more particularly, to a semiconductor device comprising a semiconductor element(s) and a package on which these semiconductor elements are mounted.

15 2. Description of the Related Art

In recent years, with market demands for compactification and weight reduction with respect to electronic devices, or portable devices in particular, there has been especially strong requirement for reduction in the size and weight of semiconductor devices. In a conventional single chip package, when positioning and mounting an LSI chip (or semiconductor element), it is customary for the centre of the LSI chip (or semiconductor element) to be aligned with the centre of the

chip mounting region on the package. This is because emphasis is given to the uniformity of the semiconductor device on which the single chip package and LSI chip are positioned and mounted, and in practice, there has been little occurrence of physical imbalance in the vertical or lateral directions, and this has helped to achieve a stabilized product quality.

However, since uniformity is emphasized in this manner, in cases where it is required, for whatever reason, to provide expansion outside the single chip package in a region or regions which face one to three edges (several locations) of the chip package, a method has been adopted whereby the other regions thereof are expanded in an equal fashion, in order to maintain uniformity (line symmetry and point symmetry). In other words, as illustrated in Fig. 3, in a case where, for whatever reason, the need arises to expand a region 6 having a distance d1 in the direction of the arrow a, outside of one edge of a single chip package 2 having an LSI chip 1 mounted in the centre thereof, according to the existing concept, expansion is not only performed in this single direction, but also in the regions outside the other three edges thereof by the same distance

1 from the original single chip package 2,
provided that the single chip package 7 permits
the expansion region 6, as illustrated in Fig. 4.
Moreover, in a multi-chip module (MCM) whereon a
5 plurality of chips are mounted, the chips are
disposed and mounted in a uniform fashion on the
MCM package, in order to maintain uniformity
(line symmetry and point symmetry).

Therefore, in the case of either a single
10 chip package or a multi-chip module (MCM), there
has been a problem in that, in its ultimate form,
the semiconductor device is enlarged
unnecessarily, in order to maintain uniformity
(line symmetry, point symmetry).
15

SUMMARY OF THE INVENTION

With the foregoing in view, it is an object
of the present invention to avoid unnecessary
20 enlargement of semiconductor devices, by
providing a semiconductor device having improved
geometrical relationships between a
semiconductor chip and a semiconductor chip
mounting region of a package.

25 Thorough research into methods for providing
a semiconductor device having improved
geometrical relationships between semiconductor

chips and the semiconductor chip mounting regions of a package has been conducted.

As a result of this research, it was discovered: that the aforementioned uniformity means point symmetry, line symmetry and equidistant spacing (for example, the semiconductor elements are disposed in an equidistantly spaced manner), and the like; and that the reason that uniformity of this kind is emphasized is that there is a firm belief that it is advantageous in terms of workability and device operating characteristics in the manufacturing processes for semiconductor devices and electronic products using same, and there is no merit in consciously discarding this uniformity. There is also a reason that if uniformity is impaired, distortion may occur in the semiconductor device, leading to problems of assembly errors, or performance faults, or the like, in the various manufacturing stages leading up to completion of an electronic product.

To add to the above, it was also discovered that if uniformity was disregarded, rather than being emphasized, then especially in cases where a plurality of semiconductor elements are mounted on a semiconductor device, merits are

TOP SECRET//SI

obtained in that greater freedom is gained with regard to combinations of sizes and introduction of multiple-stage bonding arrays becomes possible, and provided that the size of the 5 semiconductor elements themselves is within a certain size, the problem of distortion can be substantially resolved, and hence the present invention has been established. The beneficial effects of the present invention are particularly notable in cases where the size of 10 the semiconductor device is 19 mm × 19 mm or smaller, and the number of semiconductor elements mounted thereon is between 1 - 4.

More specifically, the present invention is 15 as follows.

1. A semiconductor device comprising a package having: a mounting region for mounting at least one semiconductor element; a first region containing the above-described mounting 20 region and substantially sharing point symmetry with the above-described mounting region, wherein the width of the portions of the first region not including the above-described mounting region is substantially uniform; and a second region provided at a perimeter edge of 25 the above-described first region and not substantially sharing point symmetry with the

10020534752001

above-described mounting region.

2. The semiconductor device described in 1 above, wherein there exist a plurality of second regions which are not mutually contacting.

5 3. The semiconductor device described in 1 above, wherein the above-described mounting region and the above-described second region substantially share line symmetry.

10 4. The semiconductor device described in 1 above, wherein the above-described second region contacts two or more edges of the above-described first region.

15 5. The semiconductor device described in 1 above, comprising at least one connecting means between the above-described first region and the above-described semiconductor element.

20 6. The semiconductor device described in 1 above, wherein the above-described first region and the above-described second region are formed in different planes.

25 7. The semiconductor device described in 1 above, wherein the above-described semiconductor element is mounted on the mounting region by a flip chip bonding, under-fill resin is filled into the gap between the above-described semiconductor element and the above-described mounting region, and a region for supplying the

40000000000000000000000000000000

above-described under-fill resin is formed in the above-described second region.

8. The semiconductor device described in 1 above, wherein first bonding pads are disposed 5 in the above-described first region, second bonding pads are disposed in the above-described second region, respectively, and first lead wires and second lead wires leading from the above-described semiconductor element are 10 connected respectively to the above-described first and second bonding pads.

9. The semiconductor device described in 8 above, comprising the first bonding pads and the second bonding pads disposed in an alternating 15 zigzag pattern.

10. A portable device containing the semiconductor device described in any one of 1 to 9 above.

11. A method for manufacturing the 20 semiconductor device described in 1 above, comprising the steps of: mounting the above-described semiconductor element on the mounting region by means of a flip chip bonding; supplying under-fill resin to the above-described second region; and causing the above-described under-fill resin in the second region 25 to move to the above-described first region and

fill into the gap between the above-described semiconductor element and the above-described mounting region.

12. A method for manufacturing a
5 semiconductor device described in 1 above,
comprising the steps of: arranging first bonding
pads in the above-described first region;
arranging second bonding pads in the above-
described second region; and connecting first
10 and second lead wires derived from the above-
described semiconductor element respectively to
the above-described first and second bonding
pads.

In the foregoing, if a plurality of the connection means are disposed between the first region and the semiconductor elements, they are desirably disposed with respect to the above-described mounting region at a substantially equidistant spacing. Here, "disposed with respect to the above-described mounting region" indicates an arrangement in ranks with respect to the mounting region, as illustrated in Fig. 6. Furthermore, "substantially equidistant spacing" indicates inclusion of cases where several means are not equidistantly spaced, the degree of tolerance allowed here being derivable by trial and error.

In the foregoing, "semiconductor element" comprises not only single chips, but also multiple chips, such as LSI chips, diodes, transistors, and the like. This naturally includes cases where a plurality of chips are mounted on a package.

Moreover, "sharing point symmetry" means that the positions of the respective centre points of point symmetry mutually coincide, and "not sharing point symmetry" means that the positions of the respective centre points of point symmetry are different, or that one region does not have point symmetry.

Furthermore, "sharing line symmetry" means that the positions of the respective centre lines of line symmetry mutually coincide.

Moreover, in the specification of the present application, "mounting region" indicates a surface portion of a package which is covered by a semiconductor element, when there is one semiconductor element mounted on the package.

For example, in the case of Fig. 4, this corresponds to the portion covered by the semiconductor element 1. In this case, the "first region" is the region demarcated by the dotted line in Fig. 4, which contains the "mounting region". The "second region" is the

region of the surface of the package 7 excluding the region contained by the dotted line.

If a plurality of semiconductor elements are mounted on a package, then the "mounting region" indicates the surface regions of the package covered by the semiconductor elements, plus the inner region circumscribed about the surface regions of the package covered by the plurality of semiconductor elements, and consequently, in the case of Fig. 9 described hereinafter, it corresponds to the region numbered 53.

Moreover, the reference to "the width of the portions not including the above-described mounting region is uniform" in item 1 above indicates, for example, that the lengths of d0 and d0' in Fig. 4 and Fig. 9 below are equal.

Furthermore, the second region in item 1 above corresponds, for example, to number 55 in Fig. 9(A), number 57 in Fig. 9(C), and number 58 in Fig. 9(D).

In this way, it was judged that, even if a second region is created and the uniformity of the semiconductor device is impaired, a satisfactory semiconductor device is obtained.

More specifically, it was judged that, provided that the semiconductor device is within the size 19 mm × 19 mm, an equal defective

product rate can be achieved compared to a conventional case where uniformity is maintained.

Numbers 55 and 56 in Fig. 9(B) show an example of item 2 above.

5 Figs. 9(A), (B) correspond to item 3 above.

Figs. 9(B), (C), (D) correspond to item 4 above.

The arrangement of the bonding pads 22, 26, 27, 28 in Fig. 6, described hereinafter, 10 corresponds to item 5 above.

In item 6 above, it was judged it is advantageous since the lead wire arrangement is made simpler. This is because wiring is performed three-dimensionally.

15 In the second region, it is also possible to form a region for supplying under-fill resin, as indicated by item 7 above, and to arrange second bonding pads, as indicated by item 8 above, and to arrange testing and measuring pads, as 20 illustrated by the fifth embodiment described hereinafter.

If second bonding pads are arranged in the second region, as indicated in item 9 above, it is desirable from the viewpoint of manufacturing 25 a compact device, that the first bonding pads and second bonding pads are arranged alternately in a zigzag fashion.

As a result of research relating to manufacture, it was judged that if the manufacturing method according to item 11 or 12 above is employed, a device according to items 1 to 9 above can be manufactured at a good yield rate, whilst producing little distortion.

The uniformity (line symmetry, point symmetry, equidistant spacing) referred to in the present invention does not refer to geometrical uniformity in a strict mathematical sense, but naturally includes errors in manufacturing technology and indicates, rather, a state where no conditions intentionally obstructing uniformity are applied.

15

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view of a semiconductor element and package according to a first embodiment of the present invention;

Fig. 2 is a perspective view of a semiconductor element and package according to the prior art;

Fig. 3 is an explanatory diagram of technological requirements relating to a semiconductor package;

Fig. 4 is a perspective view of a

TOP SECRET//REF ID: A62200

semiconductor device according to the prior art;

Fig. 5 is a perspective view of a semiconductor device according to a second embodiment of the present invention;

5 Fig. 6 is an upper face view of a semiconductor device according to a third embodiment of the present invention;

10 Fig. 7 is an upper face view of a semiconductor device according to a fourth embodiment of the present invention;

Fig. 8 is a perspective view of a semiconductor device according to a fifth embodiment of the present invention; and

15 Fig. 9 shows upper face views of MCM packages according to a sixth embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

20 Embodiments of the present invention are described below.

(First embodiment)

Fig. 1 is a perspective view of a semiconductor element and package according to a 25 first embodiment of the present invention. This diagram illustrates a state where positioning and mounting of an LSI chip 1 is performed

without the centre line 3 of the LSI chip 1 being aligned with the centre line 4 of a single chip package 2. Fig. 2, on the other hand, is a perspective view of a semiconductor element and package according to the prior art, illustrating a state where positioning and mounting is performed with an LSI chip 1 and a single chip package 2 having a common centre line 5.

(Second embodiment)

Fig. 5 is a perspective view of a semiconductor device according to a second embodiment of the present invention. This diagram illustrates a state where positioning and mounting of an LSI chip 1 is performed without aligning the centre of the LSI chip 1 with the centre of a single chip package 8 which has been expanded in one direction only. In other words, it illustrates a design concept of a single chip package, wherein, if the need arises for a region 6 having distance d1 to be expanded in the direction of arrow a, the original single chip package 2 is expanded by a distance d1 in that direction only.

(Third embodiment)

Fig. 6 is an upper face view of a semiconductor device according to a third embodiment of the present invention.

This depicts, as a more specific example, a single chip package 9 expanded in one direction only, wherein first groups of bonding pads 22, 26, 27, 28 disposed equidistantly on four sides 5 of an LSI chip 1 are provided in a first region 20 of a package and a second group of bonding pads 23 is provided in a second region 21 thereof expanded adjacently in one direction only, first and second wires as exemplified by 10 numbers 24 and 25 being connected from the LSI chip 1 to the respective bonding pads.

In this case also, the centre of the LSI chip 1 does not coincide with the centre of the mono-directionally expanded single chip package 15 9.

The first group and second group of bonding pads 22, 23 disposed on either side of the boundary between the first region 20 and the second region 21 are arranged in an alternating 20 zigzag fashion. Thereby, it is possible to expand the package in the required region only, whilst avoiding unnecessary increase in the package dimensions. There may also be cases where the first region 20 and second region 21 25 do not lie in the same plane.

(Fourth embodiment)

Fig. 7 is an upper face view of a

semiconductor device according to a fourth embodiment of the present invention. When providing a flip chip bonding of an LSI chip 1 on a semiconductor package 10, in order to improve reliability, under-fill resin is sometimes filled into the gap between the LSI chip 1 and the semiconductor package 10, and an under-fill resin filling region 30 surrounding the LSI chip 1, but in some cases, it is necessary to ensure a minimum under-fill resin supply region 31 in order to inject under-fill resin, during the assembly process.

In so doing, expansion of the single chip package in all four edge directions is avoided, and by performing expansion in one edge direction only, the semiconductor package 10 is prevented from becoming large in size. In other words, the required amount of under-fill resin is dropped into the under-fill resin supply region 31, and this under-fill resin fills uniformly into the gap between the LSI chip 1 and the semiconductor package 10, and the periphery of the LSI chip 1, by means of capillary action.

25 (Fifth embodiment)

Fig. 8 is a perspective view of a semiconductor device according to a fifth

embodiment of the present invention. Here, an LSI chip 1 and testing and measuring pin pads 40 are disposed on the upper face of a single chip package 11 which has been expanded in two directions.

An LSI chip 1 generally comprises pins for testing and measuring the LSI chip 1 which are not used during actual function or application. These pins are only used for judging whether the LSI chip 1 is satisfactory or not and in a inspection at the shipment, and once this role has been completed, they are obsolete in the system circuit.

Thus, the spare space in the whole bi-directionally expanded single chip package 11 is assessed, and if there is spare space, then pins which are not used at all in the actual applications of the LSI chip 1 are disposed, as testing and measuring pin pads 40, in the portion where the bi-directionally expanded single chip package 11 has no connecting function with the circuit board forming the system.

(Sixth embodiment)

Fig. 9 shows upper face views of multi-chip module (MCM) packages according to a sixth embodiment of the present invention consisting

of four different versions.

Commonly in all four versions, Fig. 9(A), (B), (C), (D), two LSI chips 51, 52 are mounted, and there exists a mounting region 53 comprising not only the surface regions of the package covered by the respective LSI chips, but also an inner side region circumscribed about the surface regions of the package covered by the plurality of LSI chips, and a first region 54 of the package, the aforementioned mounting region 53 being located in the centre of this first region 54, and the second regions 55, 56, 57, 58 (marked by hatching) being adjoined respectively to the first region 54 according to requirement. The whole packages are respectively labelled with numbers 50, 60, 70, 80.

Embodiments of the present invention were described above, but the present invention is not limited to the foregoing embodiments and may also be achieved by appropriate modifications or combination with other technology, in accordance with the essence of the present invention.

In the present invention, by providing a semiconductor device comprising a package having a mounting region for semiconductor elements, a first region containing the above-described mounting region, and second regions partially

adjoining the periphery of the aforementioned first region, it is possible to reduce package dimensions to a necessary minimum, without impairing the required functions of the semiconductor device and without substantially generating distortion of the semiconductor device.